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On-chip communicationsAbstract To enhance the performance of on-chip communications of Globally Asynchronous
Locally Synchronous Systems (GALS), a dynamic reconfigurable multi-synchronous router archi-
tecture is proposed to increase network on chip (NoC) efficiency by changing the path of the com-
munication link in the runtime traffic situation. In order to address GALS issues and bandwidth
requirements, the proposed multi-synchronous bidirectional NoC’s router is developed and it guar-
antees higher packet consumption rate, better bandwidth utilization with lower packet delivery
latency. All the input/output ports of the proposed router behave as a bi-directional ports and com-
municate through a novel multi-synchronous first-in first-out (FIFO) buffer. The bidirectional port
is controlled by a dynamic channel control module which provides a dynamic reconfigurable channel
to the router itself and associated sub-modules. This proposed multi-synchronous bidirectional rou-
ter architecture is synthesized using Xilinx ISE 14.7 and FPGAVirtex 6 family device XC6VLX760 is
considered as target technology and its performance is evaluated in terms of power, area and delay.
 2017 Faculty of Engineering, Alexandria University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Networks-on-Chips (NoCs) are widely accepted as a promising
approach for addressing the communication challenges associ-
ated with future Multi-Processors System-on-Chip (MPSoCs)
in the face of further increases in integration density [1–4]. In
the recent multi-core systems, e.g. Google Brain project,NoC routers require to transfer a large amount of communica-
tion data among processors [5,6]. Networks-on-Chips (NoCs)
[7] represent a widely accepted solution to connect multiple
cores, due to its scalability, flexibility and high bandwidth
properties. Several regular patterns for NoC architectures have
been proposed and implemented in [8]. These NoC architec-
tures have gained popularity due to their scalability, simplicity
and flexibility. In such NoC architectures, main switching
component (router) behaves like a synchronous island. These
routers are connected via two unidirectional links with the
neighboring router [9]. A typical 2-D mesh 5-stage pipelined
virtual-channel based NoC router is shown in Fig. 1.figurable
Fig. 1 A typical 2-D mesh 5-stage pipelined virtual-channel
based NoC router.
2 R. Kamal, Juan M. Moreno ArosteguiA 5-stage pipelined router architecture is scalable and flex-
ible but it has some drawbacks in terms of bandwidth and
throughput, thus being not suitable for the Globally Syn-
chronous Locally Synchronous (GALS) infrastructure [10].
Dynamic reconfigurable router architectures have been sug-
gested to enhance NoC proficiency by changing the path of the
links in the runtime traffic situation, since normal traffic pat-
tern is commonly uneven distributed in the core of the net-
work. To accommodate for such kind of traffic pattern, a
bidirectional NoC ((BiNoC) [11] architecture was presented
and further optimized as FSNoC [12] and BiLink [13]. How-
ever, the greater part of the accentuation on the current recon-
figurable NoC architecture has been concentrating on
upgrading the design of the switch itself. The optimization of
the interconnection between two adjacent routers is hardly sat-
isfied. On the other side, network coding was introduced in
communication domain to maximize channel bandwidth to
accomplish noteworthy improvement in the system through-
put. Over a single physical channel, an extra coding unit was
inserted between each pair of routers to enable the data trans-
mission from both ends at a time. BiLink [13] uses an addi-
tional link stage among routers and transmits two flits in one
link for every clock cycle using stage pipelining if both routers
require utilizing the current link. To increase additional effec-
tive bandwidth, each link path can be arranged in every clock
cycle to supply different traffic loads from both sides.
Above discussed bidirectional NoCs are not suitable for the
globally asynchronous, locally synchronous (GALS) architec-
ture and it is believed that GALS approach is best suited for
the MPSoC and packet based network-on-chip. Initially Dally
and Towles [1] introduced the concept of packet switching
within the on-chip network communication structure and same
concept followed by the Benini and Micheli in [3]. In the
research articles [14–17], different types of NoC and GALS
based SoC are explained.
In this paper, we contribute to the architecture and imple-
ment a bidirectional NoC router for the multi-synchronous
GALS infrastructure. A better approach to design a bidirec-
tional NoC for the multi-synchronous GALS system is shown
in Fig. 2. Its consists of five bidirectional ports which support
data transfer across two clock domains of arbitrary phase and
frequency and it is best suited for Distributed Scalable
Predictable Interconnect Networks (DSPIN) [18].Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1Here we propose microarchitectural modification of avail-
able bidirectional NoC’s router that improves delay, area
and power consumption. We contributed to the architecture
and implemented a bidirectional NoC’s router for the multi-
synchronous GALS systems using parameterized RTL code.
The contributions of this paper are summarized as follows.
 A novel multi-synchronous FIFO buffer architecture that
supports valid/ready flow control mechanism at all the dif-
ferent input/output ports of the routers.
 A new channel directional control protocol, called Dynamic
Channel Control, is proposed for the bidirectional chan-
nels. This is based on handshaking protocol.
 Implementation of the proposed NoC’s router and detailed
analysis in terms of area, delay, and power dissipation.
2. Proposed bidirectional NoC architecture
To enhance the performance of on-chip communication within
the GALS infrastructure, we propose a Multi-Synchronous
Bidirectional NoC architecture as shown in Fig. 3. This archi-
tecture is the extended version of an available BiNoC [11]
architecture that is suitable for the GALS infrastructure.
In this paper, we contribute a novel multi-synchronous
FIFO buffer at all the interfaces (input/output ports) of the
router and a dynamic channel controller that is based on the
handshaking protocol. This dynamic channel controller con-
trols the data flow direction at each link and is implemented
using a pair of ASM (Algorithmic State machine) charts
namely Talker and Listener. It provides higher performance,
deadlock free, and starvation free communications. Based on
the motivational examples in BiNoC [11] and FSNoC [12],
our proposed MBiNoC improves performance by providing
more flexibility in using bandwidth. Here bidirectional chan-
nels are used to dynamically increase the bandwidth at runtime
and new input buffer architecture is introduced to support
intra-router data path within the GALS infrastructure. Nor-
mally in conventional NoC architecture, two adjacent routers
use two unidirectional links in opposite directions for commu-
nication of data, but in our multi-synchronous bidirectional
NoC, the data link between adjacent routers is able to transmit
data in any direction dynamically.
2.1. Related work
Foruque et al. [19] presented a unique configurable data chan-
nel called 2X-link. This can change its maintained bandwidth
at runtime on demand basis. 2X-Links use tri-state logic to
support bidirectional transmission for an adaptive on-chip
communication infrastructure. In a BiNoC [11], a dynamic
reconfigurable architecture has been suggested to change the
path of the links in the runtime traffic situation. To accommo-
date uneven distributed traffic in the core of the network,
BiNoC architecture was initially introduced and further opti-
mized in FSNoC [12] and BiLink [13]. Main difference between
these architectures and 2X-Link is how the link direction con-
trol is implemented. In BiNoC, FSNoC and BiLink channel
direction decision is made using a distributed channel direction
control protocol, whereas in 2X-Link, the proposed direction
decision mechanism is centralized and each link is configureds Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 2 Top/block level diagram of proposed multi-synchronous bidirectional NoC.
A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture 3in advance based on application bandwidth requirements. Cho
et al. [20] proposed a pressure based channel direction control
protocol. This is different from the acquisition based channel
control protocol used in BiNoC. In this paper, we implement
an acquisition based dynamic channel control protocol that
supports multi-synchronous GALS infrastructure. Table 1
shows the comparison of different bidirectional NoCs with
proposed one.2.2. Dynamic channel control and reconfigurable inputs/outputs
After contributing to the traditional architecture, the
proposed architecture is called as Multi-synchronous BiNoCPlease cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1(MBiNoC) architecture. It mainly consists of three parts:
multi-synchronous FIFO module at the interface of the router,
dynamic channel control module and router internal architec-
ture. Details about the multi-synchronous FIFO and its imple-
mentation will be discussed in the next section. The detailed
schematic of the bidirectional ports implementation of our
proposed router is shown in Fig. 4. The direction_control signal
is generated from the dynamic channel control and assigned
properly to avoid conflict. Each port within the proposed
architecture can be used as either an input port or an output
port. Dynamic channel control is shown in Fig. 5 and is based
on handshaking protocol. Here two data channels are avail-
able called data channel #1 and data channel #2. This con-
troller performs mainly two tasks: first it decides the links Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 3 Detailed architecture of proposed NoC router.
Table 1 Comparison of different bidirectional NoC with
proposed one.
Name Channel Direction Control
(CDC)
Type
2X-Link Centralized CDC Synchronous
Domain
BiNoC Distributive CDC Synchronous
Domain
BiLink Aggressive bidirectional Link Synchronous
Domain
FSNoC Acquisition based CDC Synchronous
Domain
Cho et al. Pressure based CDC Synchronous
Domain
Proposed
NoC
Distributive Dynamic
Channel Control
Multi-Synchronous
Domain
4 R. Kamal, Juan M. Moreno Arosteguidirection dynamically and second it generates the arbitration
request signal to the switch allocator.
Fig. 5 shows the operation of dynamic channel control
module. Here we consider that Talker ASM (algorithmic state
machine) and Listener ASM work with different frequencies.
So, signal op_req_T is generated from router #1 and reaches
router #2 as ip_req_syncL. Signals clk_T and clk_L are the
talker clock and listener clock respectively, and communica-
tion between two neighboring routers is performed using a
two flip-flop synchronizer. The detailed operation of dynamic
channel control will be discussed in another section.Fig. 4 Bidirectional p
Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/13. Multi-Synchronous FIFO
As have already discussed, Multi-Synchronous FIFO is used at
the interface of the proposed router architecture, which sup-
ports dynamic, extendable and power efficient multi-clock
architectures. It is very useful to transfer data between differ-
ent clock domain modules. This projected architecture of
FIFO allows the allocation of data among entirely separated
clock domain modules with minimum cycles of latency
between sender and receiver.
An abstract form of Valid/Ready protocol can be built
around a multi-synchronous FIFO queue as shown in Fig. 6.
This multi-synchronous FIFO model has two interfaces called
Push and Pop, which indicates its connecting module when the
FIFO is empty or full. The AND gate outside the FIFO queue
controls the push and pop operation, i.e. push cannot be per-
formed when signal full is asserted and pop cannot be per-
formed when signal empty is asserted. The write (push) and
read (pop) operations are performed on the write clock and
read clock domain respectively. In both cases (write and read),
it can be observed that a data transfer occurs when the corre-
sponding handshaking signal valid or ready is asserted.
Many bi-synchronous and asynchronous FIFOs are imple-
mented by different authors in literatures for specific applica-
tions [21]. Top-level architecture of bi-synchronous FIFO is
given by Dally, Poulton and Baltch [22] but details of design
and analysis are missing in the literature. In the literature fully
asynchronous FIFO frequently appears as discussed by Eber-
gen [23] and Molnar et al. [24], but these designs do not utilizeort implementation.
s Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 5 Dynamic channel control.
Fig. 6 Valid/ready protocol can be built around a multi-synchronous FIFO.
A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture 5the clocks, that’s why it is difficult to apply synchronization
between different clock domains. In the work presented by
Greenstreet [25] the clocks are derived from the same global
clock (mesochronous). Chakraborty et al. [26] presented a
FIFO design that first calculates time to develop an estimate
for frequency difference, before transferring the data. A linear
FIFO architecture is presented by Seizovic [27] for data syn-
chronization; it has some limitations in terms of initial latency.
Apperson et al. [28] introduced a scalable and robustPlease cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1bi-synchronous FIFO architecture, but its memory size is
fixed, so that it does not provide high throughput and there-
fore is cost ineffective. Similarly, Panades and Greinear pro-
posed a FIFO architecture that is well-suited for GALS
system, but is not appropriate for mesochronous systems
[29]. Chelcea and Nowick proposed an alternative FIFO archi-
tecture for the application of GALS system [30]. This design is
based on a Register File and each register has its own full and
empty flags. This style is suitable for small FIFO only.s Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 7 Proposed architecture of Multi-Synchronous FIFO buffer.
Fig. 8 Detailed architecture of Full/Ready generation module.
Fig. 9 Internal architecture of Valid/Empty generation module.
6 R. Kamal, Juan M. Moreno Arostegui
Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/10.1016/j.aej.2017.02.019
Fig. 10 ASM chart for the inter-router transmission.
Fig. 11 Mode controller of ASM.
A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture 73.1. Multi-clock FIFO buffer architecture
Fig. 7 describes the proposed architecture of Multi-
Synchronous FIFO buffer architecture model, which supports
data transfer between two different arbitrary clock domains as
well as ready/valid protocol. The sender clock (wclk) and recei-
ver clock (rclk) are not related to each other in terms of their
phase and frequency. This block diagram consists of mainly
five sub-modules: Register File, Ready/Full generation block,
Valid/Empty generation block, and two flip-flop synchroniz-
ers. On the left hand side of Fig. 7 write logic is presented
and similarly in the right hand side of Fig. 7 read logic is
presented.
3.2. Gray code pointers
The suggested architecture uses two pointers called read and
write address pointers to track utilization of the FIFO mem-
ory. The size of the pointer is log2(n) + 1, where n is the mem-
ory word size. The pointer requires one more bit for the
generation of full//ready flag and empty/valid flag. There are
two types of pointer available, called write pointer and read
pointer, where write pointer always points to next word to
be written and similarly read pointer always points to the cur-
rent FIFO word to be read.
Due to the metastability issues, the pointers are transferred
to a Gray code format before the clock domain crossing. ThePlease cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1implementation of Binary-to-Gray conversion and Gray-to-
Binary conversion requires special circuit that is based on xor-
ing operations. In the case of Binary-to-Gray, an n-bit binary
vector (Bn1, Bn2. . . B2, B1, B0) can be used to convert to n-
bit gray coded vector (Gn1, Gn2. . . G2, G1, G0) as shown in
given Eq. (1), where  indicate the XOR function.
Gn1 ¼ Bn1;Gn2 ¼ Bn1  Bn2;Gn3
¼ Bn2  Bn3; . . . ;G1 ¼ B2  B1;G0 ¼ B1  B0 ð1Þs Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 12 Dynamic channel control ASM in priority mode.
8 R. Kamal, Juan M. Moreno ArosteguiSimilarly in the case of Binary-to-Gray, an n-bit gray coded
vector (Gn1, Gn2, . . . G2, G1, G0) can be used to convert to n-
bit binary coded vector (Bn1, Bn2, . . ., B2, B1, B0) as shown in
given Eq. (2), where  indicate the same xor function.
Bn1 ¼ Gn1;Bn2 ¼ Bn1  Gn2;Bn3
¼ Bn2  Gn3; . . . ;B1 ¼ B2  G1;G0 ¼ B1  G0 ð2Þ3.3. Ready/Full generation block
Fig. 8 shows the details about the left hand side of the main
architecture of the multi-synchronous FIFO. On the write side,
the FIFO indicates whether it is full or not. The sender should
only send data when the FIFO is not full and asserting in_
valid signal. From Fig. 6, when synchronized read pointer is
equal to the write pointer except MSBs, the FIFO is full.
The condition for the full flag generation in the write clock
domain is
ifððwprt½n ¼¼  rptr sync½nÞ and ðwptr½n 1
¼¼ rptr sync½n 1ÞÞthen
full ¼ 1 and out ready ¼ 0
else
full ¼ 0 and out ready ¼ 13.4. Valid/Empty generation block
Fig. 9 shows the details about the right hand side of the main
architecture of the multi-synchronous FIFO. On the read side,Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1the FIFO indicates whether it is empty or not, on the basis of
in_ready signal, the receiver can consume all the data available
within the FIFO memory. The condition for the empty flag
generation in the read clock domain is
if ðrprt ¼¼ wptr syncÞ then
empty ¼ 1andout valid ¼ 0
else
empty ¼ 0andout valid ¼ 14. Dynamic channel control protocol
Our proposed dynamic channel control protocol is similar to
channel direction control (CDC) protocol used in BiNOC
[11], FSNoC [12], and double data rate protocol used in
BiLink [13] except that all previously implemented protocols
support only synchronous design whereas our proposed proto-
cols support GALS infrastructure. Fig. 5 shows the inter-
router arrangement of dynamic channel control where a pair
of ASMs namely Talker ASM and Listener ASM is supporting
two unrelated clock domains and communicated on the princi-
ple of handshaking protocol.
4.1. Inter-router transmission
The basic operation sequence of four-phase handshaking pro-
tocol [31] is illustrated in Fig. 10. Initially the Talker ASM
activates the op_req_T signal and this signal is passed through
a register for unwanted glitches and then passed through twos Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 13 Dynamic channel control ASM in normal mode.
Fig. 14 Power analysis report of dynamic channel control module.
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Table 2 Synthesis report of dynamic channel control module.
Device macro
statistics
Timing parameter Power
dissipation
44 bit RAMs: 1 1.955 ns 4.782 W
2-bit subtractors: 4 0.442 ns logic, 1.513 ns
route
3-bit subtractor s: 4 22.6% logic, 77.4% route
1-bit registers: 2
2-bit registers: 4
3-bit registers:1
64-bit registers: 1
2-bit 2-to-1mux: 8
Table 3 Synthesis report of multi-synchronous FIFO module.
Device macro statistics Timing parameter Power
dissipation
1616 bit RAM: 1 2.126 ns 4.682 W
Dual-port block
RAM: 1
1.787 ns logic, 0.339 ns
route
2-bit adder: 12 84% logic, 16% route
2-bit subtractor: 4
Flip-Flops: 64
4-bit comparator
equal: 12
1-bit 2-to-1 mux: 4
4-bit 2-to-1 mux: 13
Table 4 Synthesis report input port controller as a whole
module.
Device macro statistics Timing parameter Power
dissipation
3264 bit dual-port
RAM: 2
6.641 ns 7.782 W
44 bit single-port
RAM: 1
1.533 ns logic, 5.108 ns
route
85 bit single-port
RAM: 8
23.1% logic, 76.9%
route
88 bit single-port
RAM: 8
2-bit adder: 8
3-bit subtractor: 4
3-bit adder: 12
3-bit subtractor: 36
1-bit register: 28
2-bit register: 9
20-bit register: 1
3-bit register: 1
4-bit register: 5
5-bit register: 13
8-bit register: 8
64-bit register: 1
5-bit comparator equal:
12
1-bit 2-to-1 mux: 20
2-bit 2-to-1 mux: 20
4-bit 2-to-1 mux: 14
5-bit 2-to-1 mux: 17
8-bit 2-to-1 mux: 16
1-bit xor2: 4
Table 5 Synthesis report of virtual channel allocator using
separable input-first allocation.
Device macro statistics Timing parameter Power
dissipation
85 bit single-port
RAM: 20
6.894 ns 6.182 W
1-bit register: 100 0.555 ns logic, 6.339 ns
route
3-bit register: 20 8.1% logic, 91.9%
route
1-bit 2-to-1 mux: 100
2-bit 2-to-1 mux: 100
3-bit 2-to-1 mux: 20
5-bit 2-to-1 mux: 20
Table 6 Synthesis report of virtual channel allocator using
separable output-first allocation.
Device macro statistics Timing parameter Power
dissipation
85 bit single-port
RAM: 20
5.063 ns 7.73 W
1-bit register: 160 0.494 ns logic, 4.569 ns
route
2-bit 2-to-1 mux: 100 9.8% logic, 90.2%
route
3-bit 2-to-1 mux: 20
5-bit 2-to-1 mux: 20
Table 7 Synthesis report of virtual channel allocator using
wavefront allocation.
Device macro statistics Timing parameter Power
dissipation
1610 bit single-port
RAM: 20
10.814 ns 9.49 W
44-bit multiplier: 2 1.131 ns logic, 9.683 ns
route
84-bit multiplier: 2 10.5% logic, 89.5%
route
4-bit register: 2
4-bit 2-to-1 mux: 2
1000-bit shifter logical
left: 2
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Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1flip-flop synchronizers. In the L_request1 state, Listener ASM
senses activation of op_req_T, and ip_req_sycT signals, and
then it sends ack op_req_L signal toward Talker. In the
T_request1 Talker detects activation of op_req_L as ip_req_
synL, and it sets the value op_req_T signal as zero.
Now listener deactivates the op_req_L signal after it notices
deactivation of the op_req_T signal. Finally Talker comes back
to the idle state once it detects deactivation of the op_req_L
signal. Initially in idle state, the op_req_T signal is nots Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Table 8 Synthesis report of output port controller.
Device macro
statistics
Timing parameter Power
dissipation
44 bit single-port
RAM
2.844 ns 6.96 W
1 0.503 ns logic, 2.341 ns
route
4-bit adder: 4 17.7% logic, 82.3%
route
4-bit subtractor: 4
1-bit register: 29
10-bit register: 1
2-bit register: 1
3-bit register: 1
4-bit register: 8
5-bit register: 4
64-bit register: 1
1-bit 2-to-1 mux: 38
4-bit 2-to-1 mux: 12
5-bit 2-to-1 mux: 4
4-bit xor2: 1
A Multi-Synchronous Bi-Directional NoC (MBiNoC) architecture 11activated and it moves to the T_request1 state at the edge of
clk_T, in this state, the op_req_T signal is set to be active.
The finite state machine (FSM) then stays in the T_request1
state until activation of Listener signal, in_req_syncL. Then it
transfers to the T_request0 state and op_req_T signal becomes
zero. The FSM returns to the idle state after it senses deactiva-
tion of the in_req_syncL signal. The Talker FSM is similar to
the Listener FSM except that it has one more idle state, and
thus can only respond to the Talker FSM. The op_req_TFig. 15 Power analysis report of m
Please cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1and in_req_syncL signals must be glitch-free because both sig-
nals are synchronized by a different clock domain.
4.2. Intra-router transmission
In our proposed router architecture, each bidirectional channel
request to be achieved wisely to confirm that each transmission
is valid unalike transmission channel used in conventional rou-
ters. To make sure that on each bidirectional link, only one
direction is effective at one time, and an inter-router commu-
nication channel control scheme is implemented for each chan-
nel in an algorithmic state machine as shown in Fig. 12. Within
the Dynamic channel control module, algorithmic state
machine dynamically reconfigures the route of each link. As
shown in Fig. 12, our ASM design is quite simple but very effi-
cient and it contains mainly three states: initial, free, and delay.
Here communication between two routers from router1 to rou-
ter2 (R1? R2) and from router2 to router1 (R2? R1) is
shown in Fig. 12. Here we developed a mode controller, which
can set the mode of operation of ASM as priority mode or nor-
mal mode as shown in Fig. 11.
4.2.1. Priority mode ASM
Dynamic channel control ASM in priority mode is originated
at the free state as shown in Fig. 12. In this state if control sig-
nal direction_control = 1 or input signal in_req_sync = 0, it
will continue in this state. In other words, the link path will
remain outward path as long as there are data flits within
the current router to be sent via this link. The channel path
should still remain unaffected even when there are no data
to transmit, and if there is no request to send data from theulti-synchronous FIFO module.
s Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
Fig. 16 Power analysis report of input port controller as a whole module.
Fig. 17 Power report of virtual channel allocator using separable input-first allocation.
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Fig. 18 Power report of virtual channel allocator using separable output-first allocation.
Fig. 19 Power report of virtual channel allocator using wavefront allocation.
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Fig. 20 Power report of output port controller.
14 R. Kamal, Juan M. Moreno Arosteguineighboring router. When there are data to be sent from the
neighboring router and if there are no data to transfer from
the current router, on this condition the priority ASM will
move from free state to initial state. The output signal was
op_reg = direction_control in free state; subsequently, the out-
put may get to be 0, permitting the neighboring router to ask
for the channel. After entering in initial state, priority ASM
will remain in this state as long as there are no data to transmit
outward path, i.e. direction_control = 0. Meanwhile, in initial
state, op_req = 0 and also ASM initializes the counter as coun-
ter = 0. Whenever the value of signal direction_control
changes from 0 to 1 the priority ASM will move into delay
state waiting to regain the channel control to transmit data.
Within the delay state, the counter will increment its value dur-
ing each clock cycle and op_req = 1. Whenever the value to
counter = 4, the priority ASM returns to the free state and
starts data transmission. Within delay state the output signal
is op_reg = 1 and has to reach the neighboring router in such
a manner that the normal ASM will capture the link by initial-
izing the initial state. This the main reason for the delay state.
4.2.2. Normal mode ASM
Dynamic channel control ASM in normal mode is originated
at the initial state with op_req = 0 as shown in Fig. 13. If a
local route compute module requests to use the link (direc-
tion_control = 1) and the priority ASM of neighboring routersPlease cite this article in press as: R. Kamal, J.M.M. Arostegui, A Multi-Synchronou
channel for the GALS infrastructure, Alexandria Eng. J. (2017), http://dx.doi.org/1yields the channel (ip_req_sync = 0), normal ASM will move
from the initial state to the delay state. For eight clock cycles,
the normal ASM continues in the delay state and it will return
to an initial state whenever priority ASM requests the channel
as in_req_sync = 0. Whenever in_erq_sync = 0 and after eight
consecutive clock cycles, the normal ASM will move into the
free state. If priority ASM does not have any data to commu-
nicate, i.e. in_req_sync = 0, the normal ASM could continue
in the free state. Normal ASM stops immediately data trans-
mission after in_req_sync = 1 and returns back to the initial
state.
5. Results
We have developed a parameterized RTL model using Verilog
HDL and synthesized it in a commercial FPGA design flow.
Synthesis is performed using Xilinx ISE 14.7 and FPGA Virtex
6 family device XC6VLX760 is considered as target technol-
ogy. Our proposed Multi-synchronous bidirectional NoC
architecture is divided into five sub-modules such as input port
controller, Virtual channel allocator, Switch allocator, Crossbar
switch and output port controller. Here we represent synthesis
report of each individual sub-module which includes macro
statistics, power report and delay information. Power analysis
is performed by the Xpower analyzer and graphs are plotted
by the Xpower estimator.s Bi-Directional NoC (MBiNoC) architecture with dynamic self-reconfigurable
0.1016/j.aej.2017.02.019
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receive side, Multi-synchronous FIFO as a flit-buffer, Route
Compute, Flow control interface at the sender side, Error
reporting module, and dynamic channel control module.
Fig. 14 and Table 2 show the device macro statistics, timing
parameter and power dissipation of Dynamic channel control
module. Similarly we represent here synthesis reports and
power analysis reports of some of the important modules
belonging to Input port controller (see Tables 3 and 4 and
Figs. 15 and 16).
In the virtual channel flow control, when a packet arrives at
a router interface and before it can proceed further, its head flit
must secure one of the virtual channels linked with the physical
channel associated with its endpoint. Here we have imple-
mented virtual channel controller in three ways as using sepa-
rable input-first allocation, using separable output-first
allocation and using wavefront allocation. A series of figures
and tables show the synthesis reports as well as power analysis
reports (see Tables 5–7 and Figs. 17–19).
Once a packet has completed Virtual Channel allocation, its
flits can be forwarded to the selected destination port subject
to buffer space availability. The switch allocator is responsible
for scheduling, for each flit to be transferred, a crossbar con-
nection between the corresponding input and output ports.
As input port controller, output port controller contains some
important modules, e.g. flow control interface at receive side,
error reporting module and it’s tracks state of the buffer in
downstream buffer. Synthesis and power analysis report of
output port controller as a whole is shown in Table 8 and
Fig. 20 respectively.6. Conclusions
In this paper, Dynamic reconfigurable multi-synchronous rou-
ter architecture is proposed and implemented an RTL model
using parameterized Verilog HDL. A novel multi-
synchronous first-in first-out (FIFO) buffer is implemented
at the input/output ports to resolve GALS issue. A new dis-
tributed dynamics channel controller is implemented to
increase existing NoC proficiency using change of the path
of the communication link at the runtime traffic situation.
The Synthesis and power analysis report of each individual
block shows the implemented multi-synchronous bidirectional
NoC’s router provides higher packet consumption rate, better
bandwidth utilization with lower packet delivery latency and
also fulfills the GALS issues and bandwidth requirements.Acknowledgment
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